# Zero Temperature Coefficient behavior for Diamond MOSFET

J. L. B. Azevedo Jorge Electronics Technical Academic Coordination CEFET/RJ Rio de Janeiro, Brazil josezborges@yahoo.com.br

M. A. P. Peixoto Electronics Technical Academic Coordination CEFET/RJ Rio de Janeiro, Brazil marco.peixoto@cefet-rj.br R. da S. Alves Jr Electronics Technical Academic Coordination CEFET/RJ Rio de Janeiro, Brazil ricardo.j.junior@gmail.com

M. M. Correia Electrical Engineering Department FEI University Center São Bernardo do Campo, Brazil mmarcelino.c@gmail.com

Abstract—The zero temperature coefficient (ZTC) is investigated by three-dimensional numerical simulations in the Diamond (hexagonal gate geometry) layout style (DSL) for Metal-Oxide-Semiconductor Field Effect Transistor. considering the same channel widths (W), gate areas (A<sub>G</sub>) and bias condition (BC). In this work was used a simple model which predicts the ZTC point taking into account only the mobility degradation factor (c) and threshold voltage (Vth) parameters as function of temperature is proposed in the linear and saturation operation regions. The analysis takes into account the temperature variations of the threshold voltage, the mobility and transconductance degradation factor. The analytical predictions are in very close agreement with threedimensional (3D) numerical simulations results in spite of the simplification used in the both operating regions.

# Keywords—Diamond layout style, Zero temperature coefficient, Simple model, Mobility degradation

# I. INTRODUCTION

High temperature electronics is a large value market that has been difficult to serve up till now. In the automotive field, on-engine and on-transmission applications are projected to require maximum temperatures of up to 200 °C with the wheel-mounted applications going even higher. Further hightemperature application areas include aerospace and environmental monitoring, such as mining and well logging [1].

In MOSFETs, only the top region (0.1-0.2 mm thick) of the silicon wafer is useful for electron transport. Silicon-on-Insulator (SOI) technology is emerging as the most mature solution for high-temperature applications in the MOS technology area. Indeed, SOI MOSFETs present lower leakage currents than bulk devices at high temperature, as well as a smaller variation of threshold voltage with temperature [2]. They are also immune to temperature-induced latchup. As a result, SOI circuits can operate at temperatures above 300 °C, while bulk CMOS is usually limited to 150 °C [3].

The key to the design of high-temperature analogue CMOS ICs is biasing all circuit stages at ZTC drain currents, which requires that appropriate gate voltages  $V_{GF}$  at ZTC ( $V_{ZTC}$ ) be available on chip. For a given CMOS process, the magnitude of  $V_{ZTC}$  is fixed for all n- and p-MOSFETs, and the desired value of the corresponding  $I_{DS}$  at ZTC ( $I_{ZTC}$ ) is obtained by adjusting the W/L ratio [4].

L. M. Camillo Electronics Technical Academic Coordination CEFET/RJ Rio de Janeiro, Brazil luciano.camillo@cefet-rj.br

S. P. Gimenez Electrical Engineering Department FEI University Center São Bernardo do Campo, Brazil sgimenez@fei.edu.br

The ZTC is a very important bias point for analog designers as it corresponds to a gate voltage at which the device DC performance remains constant with temperature [1], i.e.,  $dI_{DS}(T)/dT \sim 0$ . This can be explained as follows. The ZTC gate bias point ( $V_{ZTC}$ ) is the value of  $V_{GF}$  at which the reduction of the threshold voltage is counter-balanced by the reduction of the mobility, and as a result, the value of the drain current remains constant as the temperature varies. For gate voltages lower than  $V_{ZTC}$ , the decrease of threshold voltage is dominant and so the drain current increases with temperature, while for gate voltages higher than  $V_{ZTC}$ , the mobility degradation predominates and the drain current decreases with temperature.

It is expected that the mutual compensation of the mobility and the threshold voltage temperature dependences may result in a stable ZTC bias point for MOSFETs. However, the mobility compensation is sometimes not enough to satisfy stability in the ZTC point bias [5]. Also, it has been confirmed that ZTC point models should be as simple as possible in order to enable efficient circuit prediction.

Previous studies, based on three-dimensional (3D) numerical simulations and experimental data, have demonstrated the benefits of DSL at room T in terms of drain current ( $I_{DS}$ ), transconductance ( $g_m$ ),  $g_m/I_{DS}$ , on-state resistance ( $R_{ON}$ ), on-state  $I_{DS}$  ( $I_{ON}$ ), Early Voltage ( $V_{EA}$ ), intrinsic voltage gain ( $A_V$ ) and unit voltage gain frequency ( $f_T$ ) [6–11]. The Diamond layout style for MOSFET is capable to keep active the LCE and PAMDLE effects under high temperature environment (300–573 K) and consequently remarkable improvements the analog and digital electrical performance of SOI MOSFETs, mainly regarding the saturation drain current and unit voltage gain frequency, practically without degrading the voltage gain [12].

The goal of this work is to study the ZTC bias point for the Diamond layout style devices based on three-dimensional (3D) numerical simulations data. A simple ZTC analytical model is also used, in order to validate this results.

### II. THE DSM STRUCTURES AND THE DEVICES CHARACTERISTICS

The innovative MOSFETs structure Diamond SOI MOSFET (DSM)" [13] was created based on drain/siliconfilm (channel region)/source interfaces engineering approach in order to offer a better alternative to the analog integrated circuits specific applications.

A modification of the gate geometric shape from rectangular (conventional) to hexagonal was performed (Fig. 1) in order to enhance the longitudinal electrical field ( $\varepsilon_{l/\_DSM}$ ), the average drift velocity of the mobile carriers in the channel ( $\tau_x$ ), the drain current (I<sub>DS</sub>), the transconductance ( $g_m$ ) and to reduce the on-resistance ( $R_{DSon}$ ), now by using the "corner effect" along the channel longitudinal (parallel) direction named "Longitudinal Corner Effect" (LCE), without any extra burden to the current technology.

Figure 1 illustrates the top views of the DSM (Fig. 1a) and its corresponding CSM counterpart (Fig. 1b), regarding the same  $A_G$ , where the b and B are the lengths of the two bases (minor and major) of two trapezoids that compose the hexagonal gate region of the DSM, respectively, the W is the channel width, the  $\alpha$  is the angle between the metallurgical pn junctions of the source/silicon-film (channel region) and the silicon-film/drain regions,  $\varepsilon_{// DSM}$  is the resultant longitudinal electric field (LEF) at the point P of the DSM, due the drain bias  $(V_{DS})$ , which is given by the vector sum of two LEF components,  $\varepsilon_{1/1}$  and  $\varepsilon_{1/2}$  (LCE effect) [7–11, 14], the L is the CSM channel\*length and the  $\varepsilon_{// CSM}$  is the longitudinal electric field of the CSM. Considering the point P in these two transistors, we can observe that the  $\varepsilon_{// DSM}$  is higher than the one found in the CSM counterpart ( $\epsilon_{\parallel CSM}$ ), due to the LCE effect, regarding the same A<sub>G</sub> and bias conditions.

In order to implement two SOI MOSFETs with similar gate areas  $(A_G)$ , where one is implemented with the hexagonal gate shape (Diamond layout style) and the other is implemented with the standard (rectangular) gate geometry, it is necessary that the channel length (L) of the CSM is equal to (b + B)/2. However, the DSM can be electrically represented by the parallel association of infinites infinitesimal CSMs, with the same channel width and with different channel lengths (Li), where  $b \le L_i \le B$  and i is an integer number ( $0 \le C_i \le C_i \le C_i \le C_i$ ).  $<\infty$ ). Regarding this approach, its effective channel length (Leff) can be obtained and it is calculated by (B-b)/ln(B/b) [11]. If we consider the same  $A_G$  of a DSM and a CSM counterpart, the DSM Leff is smaller than the CSM L [=(b + b)B)/2 and therefore the Diamond layout style for MOSFETs is capable to present a higher drain current (I<sub>DS</sub>) than the one found in the equivalent CSM, regarding the same bias conditions. The dimensional characteristics of the DSM and their CSMs counterparts used to perform the experimental work are indicated in Table 1.

Table I. Dimensions of the devices used for this simulated work.

$\lambda = 0.35 \mu m$						
Device	AG	W	L	В	b	α
	$[\lambda^2]$	[λ]	[λ]	[λ]	[λ]	
DM59	484.5	17	28.5	54.0	3.00	36.9°
DM41	340.0	17	20.0	37.0	3.00	53.1°
DM23	195.5	17	11.5	20.0	3.00	90.0°
DM14	119.0	17	7.25	11.5	3.00	126.9°
DM11	93.5	17	5.75	8.5	3.00	144.1°



Fig. 1. The top schematic views of DSM (a) and its CSM counterpart (b), regarding the same gate area and its corresponding longitudinal electric field components.

# III. ZTC ANALYTICAL MODEL

To evaluate the ZTC was analyzed using the CM (Camilo/Martino) ZTC analytical model [15], the V<sub>GF</sub> value obtained by the cross point between the drain current I<sub>DS</sub> versus the gate voltage V<sub>GF</sub> curves for two temperatures T1 and *T2*, is defined as  $V_{ZTC 1,2}$  as shown in conceptual figure 2.

Therefore,  $V_{ZTC 1,2}$  can be calculated as shown in equations (1) for the linear and (2), (3) and (4) for the saturation region [15].

$$V_{ZTC \ 1,2 \ (LIN)} = A + n \, V_{DS}/2 \tag{1}$$

$$V_{ZTC \ 1,2 \ (SAT)} = A + (A^2 - B)^{1/2}$$
(2)

Where

$$A = (\mu_{n1} V_{th1} - \mu_{n2} V_{th2}) / (\mu_{n1} - \mu_{n2})$$
(3)  
$$B = (\mu_{n1} V_{th1}^{2} - \mu_{n2} V_{th2}^{2}) / (\mu_{n1} - \mu_{n2})$$
(4)



Fig. 2. The ZTC point between temperature T1, T2 and T3...

and  $V_{th}$  is the threshold voltage,  $\mu$ n is the effective mobility, where the index 1 means that the parameters were obtained in the temperature reference  $T_1 = 300$  K.

Considering that the mobility temperature degradation (and consequently the transconductance), can be modeled by equation (5), the body factor  $n_1 \approx n_2 \approx n$  and the mobility degradation due to the transverse electric field  $\theta_l \approx \theta_2$ , thus  $V_{ZTC \ l,2}$  can be calculated based on equations (6) for the linear and (2), (7) and (8) for the saturation region, respectively.

$$(g_{m1}/g_{m2}) = (\mu_{n1}/\mu_{n2}) = (T1/T2)^c$$
(5)

$$V_{ZTC \ 1,2} = A + n \, V_{DS} / 2 \tag{6}$$

$$= V_{th1} + \left( (V_{th1} - V_{th2})(T1/T2)^c \right) / (1 - (T1/T2)^c)$$
(7)

$$B = \left( \left( V_{th1}^{2} - V_{th2}^{2} \right) (T1/T2)^{C} \right) / (1 - (T1/T2)^{C})$$
(8)

where c is the temperature mobility (or transconductance degradation factor and can be calculated by equation (9).

A

$$c = \log(g_{m1}/g_{m2})/\log(T1/T2)$$
 (9)

It is implicit in equation (9) that the conduction mechanism is taking place predominately at the front interface; otherwise gm would not be only proportional to mobility but also influenced by the conduction mechanism path.

## IV. SIMULATION RESULTS AND DISCUSSION

Simulations of the Diamond transistor type MOSFET (DSM) were performed by using the SILVACO TCAD tools. SILVACO TCAD tool called DevEdit3D was used to generate the device structure and ATLAS was used to simulate the current–voltage characteristics [16].

The devices with diamond gate geometry were implemented in Partially-Depleted (PD) SOI nMOSFETs, considering the gate area (A) and geometric factor (W/L), as indicated in Table 1, considering 2 nm for  $t_{ox}$ , 100 nm for  $t_{si}$  and 400 nm for  $t_{box}$ , and the channel and drain/source doping concentrations equal to 5.5 x 10<sup>17</sup> cm<sup>-3</sup> and 1 x 10<sup>20</sup> cm<sup>-3</sup>, respectively.

Figure 3 shows the drain current ( $I_{DS}$ ) as a function of gatesource voltage ( $V_{GS}$ ) with the temperature ranging from 300 to 500 K in the linear and saturation regions of the DMs structures with its respective ZTC point.

By definition, the ZTC point represents the gate bias which ensures that the drain current remains constant with temperature variations [17]. This point is reached when the temperature mobility reduction compensates the threshold voltage shift with T. The decrease of mobility and threshold voltage are the main contributing factors to the position of the ZTC point [18].

In both operating regions, by Eq. (6) and Eq. (2) shows that when the temperature increases,  $(V_{th1}-V_{th2})$  increases and  $[T1/T2]^c$  decreases. The competition of these two terms depends on the value of the c coefficient, which is responsible for the  $V_{ZTC}$  changes as a function of tempera-ture. The  $V_{th1}$ and  $V_{th2}$  used in Eqs. (6) and (2) are the values obtained by



Fig. 3.  $I_{DS} \ge V_{GS}$  curves simulated obtained of the Diamond transistor type MOSFET (DM) devices for a temperature range from 300 up to 500 K in linear ( $V_{DS} = 50$ mV) and saturation region ( $V_{DS} = 1.5$ V).

simulations for each temperature, using the double derivative method[19].

To determine the best c values to fit the simulated data a simple arithmetic mean of the values obtained in each interaction between the different simulated temperatures, for both operating regime linear and saturation.

Fig. 4 show the  $V_{ZTC}$  values, obtained by simulations and the simple model, in function of temperature for DM structure operating in linear and saturation regime.

A reasonable close agreement with simulated results is observed even though some simplifications were adopted

#### V. CONCLUSIONS

In this work a simple model to determine the ZTC point was used to investigate MOSFET in Diamond (DM) gate geometry, considering over the temperature range from 300 up to 500 K in both linear and saturation regions..

In order to validate the model simulation results were used and presented good agreement. The maximum error found is



Fig. 4.  $V_{ZTC}$  obtained by simulations and the simple model for DM11 device (A<sub>G</sub> = 11,45 [ $\mu$ m<sup>2</sup>]) operating in the linear and the saturation region.

11.40 % in the linear region and 9.53 % in the saturation region.

The simulated results for DM devices were compared with the data model and the best c values to fit the simulated data are close to 2.6 for linear region and are in the range from 1.5 up to 2.9 for saturation region.

In both the cases, comparing results obtained by the simple model with simulation data, a good agreement is found in spite of the simplification used in the model.

#### REFERENCES

- M. Emam et al., "High-temperature DC and RF behaviors of partiallydepleted SOI MOSFET transistors", Solid-State Elect., n.52, 2008, 1924–1932.
- [2] D. M. Fleetwood et al., "High-temperature silicon-on-insulator electronics for space nuclear power systems: requirements and feasibility", IEEE Trans Nucl Sci, n.35, 1988, 1099–1112.
- [3] Jean-Pierre Colinge, Silicon-on-insulator technology: materials to VLSI. 3rd ed. Kluwer Academic Publishers; 2004.
- [4] F. S. Shoucair, "Analytical and experimental methods for zerotemperature-coefficient biasing of MOS transistors", Electron Lett., vol. 25, no. 17, 1989, 1196-1198.
- [5] I. M. Filanovsky, and A. Allam, "Mutual Compensation of Mobility and Threshold Voltage Temperature Effects with Applications in CMOS Circuits", IEEE Trans. Circ and Syst, vol. 48, no. 7, 2001, 876-884.
- [6] E. H. S. Galembeck, C. Renaux, D. Flandre, S. P. Gimenez, Experimental comparative study between the diamond MOSFET and Its "Conventional Counterpart in High Temperatures Environment". In: Proc. IEEE S3S conference, vol. 1; October 2013. p. 1–2.

- [7] S. P. Gimenez, Diamond MOSFET: "An innovative layout to improve performance of ICs", Solid-State Electron 2010;54:1690–9.
- [8] S. P. Gimenez, D. M. Alati, "Comparative exp. study between diamond and conv". MOSFET. ECS Trans 2010;33(6):121–32.
- [9] S. P. Gimenez et al, "Improving the protons radiation-robustness of integrated circuits by using the diamond layout style". In: Proc. 2012 RADECS (IEEE); 2012.
- [10] S. P. Gimenez, R.D. Leoni, C. Renaux, D. Flandre, "Using diamond layout style to boost MOSFET frequency response of analogue", IC. Electron Lett 2014;50(5):398–400.
- [11] S. P. Gimenez, E. Davini, V.V. Peruzzi, C. Renaux, D. Flandre, "Compact Diamond MOSFET model accounting for PAMDLE applicable down 150 nm node", Electron Lett 2014;50(22):1618–20.
- [12] S. P. Gimenez, E. H. S. Galembeck, C. Renaux, D. Flandre, "Diamond layout style impact on SOI MOSFET in high temperature environment", Microelectronics Reliability 55 (2015) 783–788.
- [13] S. P. Gimenez, M. Bellodi, Patent Brazil 018080049797.
- [14] M. Bellodi, S. P. Gimenez, "Drain leakage current evaluation in the Diamond SOI nMOSFET at high temperatures", ECS Trans 2009;25(3):243–2532009.
- [15] L. M. Camillo, J. A. Martino, E. Simoen and C. Claeys, "The temperature mobility degradation influence on the zero temperature coefficient of partially and fully depleted SOI MOSFETs", Microelectronics JournaL, v.37, p.952, (2006).
- [16] ATLAS Users Manual, SILVACO International
- [17] Z.D. Prijic, et al., "The determination of zero temperature coefficient point in CMOS transistors", Microelectron. Reliab. 32 (6) (1992) 769– 773.
- [18] I. M. Filanovsky and A. Allam, "Mutual compensation of mobility and threshold voltage temperature effects with applications in CMOS circuits", IEEE Transactions Circuits and Systems, 48, 876 (2001).
- [19] A. Terao, et al., "Measurement of threshold voltages of thin-film accumulation-mode pMOS/SOI transistors", IEEE Electron Device Lett. 12 (12) (1991) 682–684